

Received June 10, 2021, accepted August 6, 2021, date of publication August 16, 2021, date of current version August 26, 2021.

Digital Object Identifier 10.1109/ACCESS.2021.3105577

# Ultra-Low Energy CNFET-Based Ternary Combinational Circuits Designs

RAMZI A. JABER<sup>1</sup>, (Member, IEEE), JIHAD MOHAMED ALJAM<sup>2</sup>, BILAL N. OWAYDAT<sup>3</sup>,  
SOMAYA ALI AL-MAADEED<sup>2</sup>, (Senior Member, IEEE),  
ABDALLAH KASSEM<sup>4</sup>, (Senior Member, IEEE), AND ALI MASSOUD HAIDAR<sup>1</sup>

<sup>1</sup>Electrical and Computer Engineering Department, Beirut Arab University, Debieh 1504, Lebanon<sup>2</sup>Computer Science and Engineering Department, College of Engineering, University of Qatar, Doha, Qatar<sup>3</sup>Computer Sciences Department, Lebanese International University, Beirut 101, Lebanon<sup>4</sup>Electrical and Computer Engineering Department, Notre Dame University, Louaize 1201, Lebanon

Corresponding author: Jihad Mohamed Aljam (jaam@qu.edu.qa)

This work was supported in part by the National Priorities Research Program (NPRP) through Qatar National Research Fund (a member of Qatar Foundation) under Grant 10-0205-170346, and in part by Qatar National Library for open access publication.

**ABSTRACT** The embedded systems, IoT (Internet of Things) devices, and portable electronic devices spread very quickly recently. Most of them depend on batteries to operate. The target of this work is to decrease energy consumption by (1) using Multiple-valued logic (MVL) that shows notable enhancements regarding energy consumption over binary circuits and (2) using carbon nanotube field-effect transistors (CNFET) that show better performance than CMOS. This work proposes ternary combinational circuits using 32 nm CNFET: Ternary Half Adder (THA) with 36 transistors and Ternary Multiplier (TMUL) with 23 transistors. To reduce energy consumption by utilizing the unary operator of the ternary system and employing two voltage supplies ( $V_{dd}$  and  $V_{dd}/2$ ). The result of extensive HSPICE simulations regarding PVT (Process, Voltage, and Temperatures) variations and Noise Immunity Curve (NIC) show the improvements of the proposed designs up to 25% in transistors count and up to 98% in energy consumption reductions. Further, increasing the robustness of process variations and the noise tolerance compared to recent similar designs.

**INDEX TERMS** Noise immunity curve (NIC), CNFET, MVL, PVT variations, ternary logic circuits.


## I. INTRODUCTION

Embedded systems, IoT (Internet of Things) devices are used almost in all fields, such as smart home security systems, smart cities, medical and healthcare applications, military applications, environmental monitoring, as illustrated in Fig. 1. The challenge is how to reduce the energy consumption of the embedded systems for getting the best performance out of real-time applications and devices.

To achieve our aim, there are two essential things to be considered for designing the proposed circuits: (1) Carbon Nano-Tube Field-Effect Transistor (CNFET) and (2) Multiple-Valued Logic (MVL).

The limitations of CMOS in nanoscale systems are mainly due to large current leakage, tight channel effects, and losing gate control [1]. Among all different transistor technologies, CNFETs proved to have the highest performance [2].

The associate editor coordinating the review of this manuscript and approving it for publication was Ye Zhou<sup>1</sup>.


Source: <https://www.a2n.net/2017/03/20/unsecured-iot/>

**FIGURE 1. Embedded systems and IoT applications.**

On the other hand, in MVL each digit can hold multiple states which results in a better performance than binary circuits [3].



(a)



(b)

FIGURE 2. Haptic device: (a) Touch application, and (b) the components inside.

This paper uses CNFET transistors and unbalanced ternary logic system (Low: 0, Middle: 1, High: 2) that is equivalent to  $(0, V_{dd}/2, V_{dd})$ .

### A. APPLICATIONS OF THE PROPOSED TERNARY CIRCUITS

Researchers became highly interested in MVL and implemented it in different scopes such as healthcare applications [4], Memory [5], [6], RRAM (Resistive Random Access Memory) [7], Ternary Logic Systems [8], [9], and Ternary to Binary converter [10].


And for the first time, to the best of our knowledge, we will use the proposed ternary circuits in Haptic device inside the microcontroller to speed up the response delay between the input and the actuator.

Figure 2 shows (a) Touch application, and (b) the components inside the haptic device.

In the next work, we will implement the proposed ternary circuits to haptic device to be used for our MOALEM Platform.

### B. TERNARY CIRCUITS CHALLENGE: HOW TO GET LOGIC 1 ( $V_{dd}/2$ )?


In ternary logic circuits, most of the researchers reached logical state 1 using one power supply. They divided the voltage using two diode-connected transistors that act similar to resistors. However, this technique is not very efficient because of a direct current path that passes from  $V_{dd}$  to the ground, which generates heat in the circuit (Joule effect power) resulting in a remarkable increase in static power, as described in equation (1a).




(a)

A	T1	T2	T3	T4	T5	T6	$\bar{A}$
0	ON	OFF	OFF	OFF	ON	OFF	2
1	ON	ON	ON	ON	OFF	OFF	1
2	OFF	OFF	OFF	OFF	OFF	ON	0

T2 and T3 are Diode-Connected Transistors that act like Resistors to produce  $V_{dd}/2$



(c)



(d)

FIGURE 3. Static power analysis of the STI [11]: (a) Transistor-level, (b) Truth table, (c) Static power is 2000 times higher, and (d) 98% of the average power consumption is from static power.

The circuit's total power consumption is divided into two types: static power and dynamic power.

$$P = P_s + P_d \quad (1)$$

$$Static : P_s = N_d * R * I_d^2 + N * V_{dd} * I_d \quad (1a)$$

$$Dynamic : P_d = N * V_{dd}^2 * f * CL \quad (1b)$$

Where,

N : Transistor's count

$N_d$  : Transistor's count of the Diode-Connected

R : Resistance

$V_{dd}$  : Power Supply

$I_d$  : Current used by transistors

f : The frequency generated by  $V_{in}$

CL : Internal Capacitance and Load Capacitor

To illustrate that, we analyze in Fig. 3 the static power of STI (Standard Ternary Inverter) [11], a typical example for the generation of logic state 1 using one power source  $V_{dd}$ . The circuit in Fig. 3 has 6 transistors, where two of them T2, T3 are diode-connected transistors, which are used to divide the voltage (a). While, in (b) the truth table shows that to reach the output "A" = 1, the transistors (T1, T2, T3, and T4) must turn on, which create a direct current path between  $V_{dd}$  and the ground resulting in high static power, as shown in (c). Whereas (d) concludes that 98% of the average power consumed in this circuit is from static power.

This paper uses a power supply that generates two voltage supplies  $V_{dd}$  and  $V_{dd}/2$  to remove these two transistors and accordingly decrease the overall energy consumption in the circuit. However, this technique also has the drawback of increasing the interconnections in the circuits.

**C. LITERATURE REVIEW**

Many publications addressed different Ternary Half-Adders (THAs) and Ternary Multipliers (TMULs) based on CNT-FET, Table 1 describes the most important and latest ones.

The authors of [12]–[15] used the traditional designs. They reached ternary outputs by using a Ternary Decoder (TDecoder), basic binary gates, and a ternary encoder. In addition, authors of [14], [15] used RRAM with CNFETs.

The authors of [16], [17] used cascading Ternary Multiplexers (TMUXs) with two voltage supplies ( $V_{dd}$ ,  $V_{dd}/2$ ).

The authors of [18]–[22] used unary operators with TMUXs to decrease the number of used transistors.

In [23]–[27], the authors used different or mixed designs such as logic synthesis algorithms.

In previous works [28], [29], two THAs and a TMUL were designed using unary operators with TGs, two voltage supplies ( $V_{dd}$ ,  $V_{dd}/2$ ), and special arrangements of 34, 35, and 26 transistors, respectively.

**D. CONTRIBUTIONS**

All the designs noted above suffer from a high transistor count, high energy consumption, weak process robustness, and/or poor noise tolerance.

This work proposes a circuit implementation that minimizes battery usage in IoT devices and embedded systems. It employs novel concept unary operators, transmission gates, two voltage supplies ( $V_{dd}$ ,  $V_{dd}/2$ ), and special transistors arrangements to design a THA with 36 CNFETs and TMUL with 23 CNFETs.

The contributions of our work are:

- 1) The proposed designs do not use standard logic gates, ternary decoders, or ternary encoders, which produce high transistors count and PDP ([12]–[15], [25], [26]).
- 2) The proposed designs work on unary operators, which reduces the number of transistors ([17]–[22], [28], [29]).
- 3) The proposed designs employ two voltage supplies ( $V_{dd}$  and  $V_{dd}/2$ ) to get rid of the direct current between the  $V_{dd}$  and the ground, which significantly reduces the energy consumption.


Therefore, the proposed designs decrease the number of transistors used in the circuit, reduce the overall energy consumption in the system, provide better robustness to process variations, and strengthen noise tolerance.

**II. CNFET TRANSISTOR**

This paper uses the Stanford CNFET model [30]–[32], as shown in Fig.4. The advantage of the CNFET transistor is that its threshold voltage depends on its CNT diameter as shown in equation (2), which is suitable to be used in MVL circuits.

$$V_{th} \approx \frac{0.43}{D_{cnt}} \quad (2)$$

Table 2 describes the operations of a CNFET transistor with relevance to its diameter and threshold voltage.



**FIGURE 4. Stanford CNFET Model [30].**

Ternary input A	$f_1$	$f_2$	$f_3$	$f_4$	$f_5$	$f_6$	$f_7$	$f_8$	$f_9$	$f_{10}$	$f_{11}$	$f_{12}$	$f_{13}$	$f_{14}$	$f_{15}$	$f_{16}$	$f_{17}$	$f_{18}$	$f_{19}$	$f_{20}$	$f_{21}$	$f_{22}$	$f_{23}$	$f_{24}$	$f_{25}$	$f_{26}$	$f_{27}$
0 (0V)	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	2	2	2	2	2	2	2	2	2
1 ( $V_{dd}/2$ )	0	0	0	1	1	1	2	2	2	0	0	0	1	1	1	2	2	2	0	0	0	1	1	1	2	2	2
2 ( $V_{dd}$ )	0	1	2	0	1	2	0	1	2	0	1	2	0	1	2	0	1	2	0	1	2	0	1	2	0	1	2

**FIGURE 5. 27 unary operators of ternary system.**

**III. PROPOSED UNARY OPERATOR**

The one-input-one-output logic gate is called the unary function or unary operator of the  $i$ -valued logic system, and the total number of functions is  $i^i$ .

The binary logic system ( $i = 2$ ) has four unary functions while the ternary system ( $i = 3$ ) has twenty-seven unary operators, as shown in Fig. 5.

Table 3 shows the eight selected unary functions to be used in the design of the THA and TMUL.

The first three  $A_p$ ,  $A_n$  and  $\bar{A}$  represent a Positive Ternary Inverter (PTI), a Negative Ternary Inverter (NTI), and a Standard Ternary Inverter (STI). The fourth and the fifth functions are referred to the cycle operators,  $A^1$  is  $A + 1$  (successor or single shift operator) and  $A^2$  is  $A + 2$  (Predecessor or dual shift operator). The sixth function  $\bar{A}^2$  represents a complement of  $A^2$ , and the final two are  $1 \cdot \bar{A}_n$  and  $1 \cdot \bar{A}_p$ , as described in [33].

Figure 6 shows the five existing unary operators in [29].

This paper proposes three unary operators as shown in Fig. 7: (a)  $A^2$ , (b)  $A^1$ , and (c)  $A_1$ . Their operations are summarized in Table 4.

Table 5 shows a comparison between the number of transistors used in the proposed unary operators and other unary operators used in [19]–[22] and [29].

**IV. PROPOSED TERNARY COMBINATIONAL CIRCUITS**

This paper proposes a THA with 36 CNFETs and a TMUL with 23 CNFETs using transmission gates (TGs), unary operators, two voltage supplies ( $V_{dd}$ ,  $V_{dd}/2$ ), and special transistors arrangements.

**A. PROPOSED TERNARY HALF-ADDER**

A 1-trit THA adds two ternary inputs and outputs two ternary values (Sum & Carry), as shown in Table 6.

$$\begin{aligned} Sum &= A \cdot B_0 + A^1 \cdot B_1 + A^2 \cdot B_2 \\ Carry &= 0 \cdot B_0 + (1 \cdot \bar{A}_p) \cdot B_1 + (1 \cdot \bar{A}_n) \cdot B_2 \end{aligned} \quad (3)$$

TABLE 1. Summary of literature review.

Techniques	Ref.	Year	Details	Transistor count		Limitation
				THA	TMUL	
Conventional Design	[12]	2020	- Ternary Decoder with 16 CNFETs - Binary gates - Ternary encoder	108	-	- High PDP
	[13]	2019	- Ternary Decoder with 9 CNFETs - Basic gates - $V_{dd}$ and $V_{dd}/2$	85	61	- Medium Transistors count
	[14]	2020	- Ternary Decoder with 16 CNFETs	90	62	- Medium PDP
	[15]	2021	- Binary gates - RRAM	84	-	
Cascading TMUXs	[16]	2020	- Ternary Multiplexer with 15 CNFETs	90	-	- Medium Transistors count
	[17]	2020	- $V_{dd}$ and $V_{dd}/2$	-	60	- Medium PDP
Unary Operators & TMUXs	[18]	2016	- Ternary Multiplexer with 15 CNFETs	39	26	- Medium to Low Transistors count - Medium PDP
	[19]	2017	- Ternary Multiplexer with 18 CNFETs	64	58	
	[20]	2018	- Ternary Multiplexer with 22 CNFETs - $V_{dd}$ and $V_{dd}/2$	54	23	
	[21]	2019	- Binary NAND - Ternary Multiplexer with 18 CNFETs	76	-	
	[22]	2020	- Unary Operators using cascading TMUX - Ternary Multiplexer with 12 CNFETs	48	30	
Synthesis	[23]	2020	- Modified Quine-McCluskey Algorithm	48	-	- High PDP
Cascading TGs	[24]	2020	- Lots of cascading TGs	50	38	- Medium PDP
Mixed	[25]	2017	- Ternary Multiplexer with 8 CNFETs - Ternary encoder	94 <sup>1</sup> 66 <sup>2</sup>	-	- Medium Transistors count - Medium PDP
	[26]	2018	- Ternary Multiplexer with 10 CNFETs	64	-	
	[27]	2021	- Ternary Encoder - Special transistors arrangements	60	-	
Unary Operators & TGs	[28]	2021	- $V_{dd}$ and $V_{dd}/2$	34	-	- Low Transistors count
	[29]	2021	- Special transistors arrangements	35	26	- Low PDP

TABLE 2. CNFET operation for  $D1 = 1.487 \text{ nm}$ ,  $D2 = 0.783 \text{ nm}$ .

Type	Diameter	Threshold voltage	Voltage Gate		
			0V	0.45V	0.9V
P-CNFET	D1	- 0.289 V	ON	ON	OFF
	D2	- 0.559 V	ON	OFF	OFF
N-CNFET	D1	0.289 V	OFF	ON	ON
	D2	0.559 V	OFF	OFF	ON

TABLE 3. Selected 8 unary operators to be used in the designs.

Ternary Input $A$	PTI $A_p$	NTI $A_n$	Cycle Operators			Decisive literal $A_1$	Decisive	
			$A^1$	$A^2$	$\bar{A}^2$		$1 \cdot \bar{A}_n$	$1 \cdot \bar{A}_p$
0	2	2	1	2	0	0	0	0
1	2	0	2	0	2	2	1	0
2	0	0	0	1	1	0	1	1

where

$$B_i = \begin{cases} 2 & \text{if } B = i \\ 0 & \text{if } B \neq i \end{cases}$$

This paper proposes a THA with 36 CNFETs design based on unary operators, TGs, and two voltage supplies ( $V_{dd}$ ,  $V_{dd}/2$ ), which is based on equation 3 and shown in Fig. 8.




FIGURE 6. Existing 5 unary operators in [29]: (a)  $A_p$ , (b)  $A_n$ , (c)  $1 \cdot \bar{A}_p$ , (d)  $1 \cdot \bar{A}_n$ , and (e)  $A^2$ .

The maximum propagation delay in this design takes place from the input “A” to the output “Sum”. This path is referred as the critical path (the red dotted line), it occurs when the




FIGURE 7. Proposed 3 unary operators: (a)  $A^2$ , (b)  $A^1$ , and (c)  $A_1$ .

TABLE 4. Operation of the proposed unary operators.

Fig. 7	A	A <sub>p</sub>	Transistors Status		Output
			ON	OFF	
(a)	0	2	T2,T4	T1,T3	0
	1	2	T2,T3	T1,T4	2
	2	0	T1,T3	T2,T4	1
(b)	0		T6	T5,T7	1
	1		T5	T6,T7	2
	2		T7	T5,T6	0
(c)	0		T9	T8	0
	1		T8	T9	2
	2		T9	T8	0

TABLE 5. Unary operators transistors count comparison.

	[19]	[20]	[21]	[22]	[29]	Proposed
$A^2$	7	17	10	18	3	4
$A^1$	7	17	10	18	4	3
$A_1$	6	10	12	-	3	2
<b>Total</b>	20	54	32	36	10	9
Improvement	55%	83%	72%	75%	11%	

TABLE 6. THA truth table.

Sum			
A/B	B <sub>0</sub> (0)	B <sub>1</sub> (1)	B <sub>2</sub> (2)
A <sub>0</sub> (0)	0	1	2
A <sub>1</sub> (1)	1	2	0
A <sub>2</sub> (2)	2	0	1

Carry			
A/B	B <sub>0</sub> (0)	B <sub>1</sub> (1)	B <sub>2</sub> (2)
A <sub>0</sub> (0)	0	0	0
A <sub>1</sub> (1)	0	0	1
A <sub>2</sub> (2)	0	1	1

input “A” changes from 1 to 2, “B” = 2, and the Sum changes from 0 to 1.

**B. PROPOSED TERNARY MULTIPLIER**

A 1-trit TMUL multiplies two ternary inputs and outputs two ternary values (Product & Carry), as shown in Table 6.

$$Product = 0 \cdot B_0 + A \cdot B_1 + \bar{A}^2 B_2 \quad (4)$$




FIGURE 8. Proposed THA with 36 CNFETs: (a) PTI, (b) NTI, (c)  $1 \cdot \bar{A}_p$ , (d)  $1 \cdot \bar{A}_n$ , (f)  $A^1$ , and proposed (e)  $A^2$  (&  $B^2$ ), (g)  $B_1$ . Using unary operators based design in Eq. (3).

TABLE 7. TMUL truth table.

A/B	Product		
	B <sub>0</sub> (0)	B <sub>1</sub> (1)	B <sub>2</sub> (2)
A <sub>0</sub> (0)	0	0	0
A <sub>1</sub> (1)	0	1	2
A <sub>2</sub> (2)	0	2	1

A/B	Carry		
	B <sub>0</sub> (0)	B <sub>1</sub> (1)	B <sub>2</sub> (2)
A <sub>0</sub> (0)	0	0	0
A <sub>1</sub> (1)	0	0	0
A <sub>2</sub> (2)	0	0	1

$$Carry = 1 \cdot (\bar{A}_p + \bar{B}_p) \quad (5)$$

This paper proposes a TMUL with 23 CNFETs design using unary operators, TGs, and two voltage supplies ( $V_{dd}$ ,  $V_{dd}/2$ ), which is based on equations 4 and 5 as shown in Fig. 9.

The dotted red line is the critical path between the input “A” and the output “Product”. It occurs when the input “A” changes its state from 1 to 2, “B” = 1, and the Product changes from 1 to 2. we expect this critical path because there are two cascading TGs that produce more propagation delays.

1) HOW IS CARRY EQUATION (5) GENERATED?

Step 1: We insert  $A_p$  and  $B_p$  in the Carry truth table of Table 7 to get Table 8.

Step 2: We remove A and B from Table 8 to get Table 9.

Step 3: Because  $A_p$  and  $B_p$  are binary, then we implement the binary logic OR, NOR, and  $1 \cdot NOR$  in Table 10.

Step 4: As shown in Tables 9 and 10, then  $Carry = 1 \cdot (\bar{A}_p + \bar{B}_p)$




FIGURE 9. Proposed TMUL with 23 CNFETs: (a) NTI, (b) PTI, (c)  $A^2$ . Using Eq. (4) and (5).

TABLE 8. Carry truth table version 2.

B	$B_p$	A	$A_p$	Carry
0 or 1	2	0 or 1	2	0
		2	0	0
2	0	0 or 1	2	0
		2	0	1

TABLE 9. Carry truth table version 3.

$B_p$	$A_p$	Carry
0	0	1
0	2	0
2	0	0
2	2	0

TABLE 10. Binary truth table of  $A_p$  and  $B_p$ .

$B_p$	$A_p$	OR	NOR	$1 \cdot NOR$
0	0	0	2	1
0	2	2	0	0
2	0	2	0	0
2	2	2	0	0

## V. SIMULATION RESULTS AND COMPARISONS

The two proposed designs for the THA and TMUL are extensively simulated using the HSPICE simulator and compared with 32-nm CNFET-Based ternary circuits [12]–[14], [16]–[19], [22]–[29] with temperature varying within the range 0 °C to 70 °C, and a  $V_{dd}$  varying within the range 0.8 V to 1 V.




FIGURE 10. Proposed THA transient analysis.




FIGURE 11. Proposed TMUL transient analysis.

Also, the fundamental process variations (CNT’s Count, CNT Diameter, Channel length, and TOX) and NIC are studied.

Figures 10 and 11 display the transient analysis of the two designs. The simulation is performed with the following parameters: temperature = 27 °C,  $V_{dd}$  = 0.9 V, and frequency = 1 GHz. The fall and rise time of all signals set to 20 ps.

Minimizing energy consumption is the main goal of this work. The number of transistors used in the circuit is a critical parameter that must be monitored while designing a model. A high number of transistors results in higher power dissipation and higher delays.

Tables 11 and 12 show a comparison to all previously mentioned designs regarding the number of the transistor, the average power consumption (in  $\mu W$ ), the maximum propagation delay (in ps), and the PDP ( $\times 10^{-18}$  J), with temperature = 27 °C,  $V_{dd}$  = 0.9 V, and frequency = 1 GHz.

### A. VOLTAGE AND TEMPERATURE VARIATIONS

Figure 12 shows the voltage variation compared to existing THA and TMUL of [13], [16], [17], [19], [24], [28], [29] regarding the energy consumption PDP. The parameters used

**TABLE 11. THAs comparison.**

THA / Year	CNTFETs Count	Power ( $\mu$ W)	Max. Delay (ps)	PDP ( $\times 10^{-18}$ J)
In [12] 2020	108	0.26	38.7	10.06
In [13] 2019	85	0.53	74.63	39.55
In [16] 2020	90	0.14	10.66	1.49
In [18] 2016	39	9.42	18.29	172.3
In [19] 2017	64	0.99	8.52	8.43
In [22] 2020	48	0.43	51.86	22.29
In [23] 2020	48	0.14	35.5	4.97
In [24] 2020	50	0.32	<b>4.3</b>	1.37
In [25] 2017	94	0.59	17.62	10.39
In [25] Design 2	66	0.25	16.52	4.13
In [26] 2018	64	0.37	23.45	8.67
In [27] 2021	60	0.18	7.27	1.31
In [28] 2021	<b>34</b>	0.128	9.5	1.21
In [29] 2021	35	0.12	7.74	0.99
<b>Proposed THA</b>	<b>36</b>	<b>0.09</b>	<b>8.7</b>	<b>0.78</b>
Improvement w.r.t [22]*	25%	79%	83%	96%
w.r.t [29]**	-3%	25%	-12%	21%

\* Compared to the highest PDP among similar method  
 \*\* Compared to the lowest PDP among other circuits

**TABLE 12. TMULs comparison.**

TMUL / Year	CNTFETs Count	Power ( $\mu$ W)	Max. Delay (ps)	PDP ( $\times 10^{-18}$ J)
In [13] 2019	61	0.42	54.82	23
In [14] 2020	62	0.12	129	15.5
In [17] 2020	60	0.17	9.65	1.6
In [18] 2016	26	0.68	15.7	10.7
In [19] 2017	58	0.64	16.63	10.6
In [20] 2018	<b>23</b>	0.17	12.6	2.1
In [22] 2020	30	0.22	46.06	10.1
In [24] 2020	38	0.28	<b>4.81</b>	1.35
In [29] 2021	26	0.06	9.33	0.56
<b>Proposed TMUL</b>	<b>23</b>	<b>0.04</b>	<b>5.14</b>	<b>0.21</b>
Improvement w.r.t [22]*	23%	82%	89%	98%
w.r.t [29]**	12%	33%	45%	63%

\* Compared to the highest PDP among similar method  
 \*\* Compared to the lowest PDP among other circuits

are temperature set with the value 27 °C, frequency value at 1 GHz, and supply voltages varying from 0.8 V to 1 V.


Figure 13 shows the temperature variation compared to existing THA and TMUL of [13], [16], [17], [19], [24], [28], [29] regarding the energy consumption PDP. The parameters are frequency value set at 1 GHz, power supply at 0.9 V, and temperatures varying within the range 10 °C to 70 °C.

Figures 12 and 13 show that the proposed designs resulted in the lowest PDP compared to other designs regarding voltage and temperature variations.


**B. PROCESS VARIATIONS**

During the manufacturing process of integrated circuits (ICs), errors in the dimensions of transistors (oxide width, length,...) called process variations occur, which highly affects the robustness and behavior of nanoscale circuits.

This study employs Monte Carlo analysis, a model that performs statistics with the following assumptions: a Gaussian distribution of  $\pm 5\%$ ,  $\pm 10\%$ , and  $\pm 15\%$  with fluctuations at the  $\pm 3$  sigma level and 100 running simulations.



**FIGURE 12. Voltage variation with T = 27 °C and F = 1 GHz: (a) THAs, (b) TMULs.**



**FIGURE 13. Temperature variation with V<sub>dd</sub> = 0.9 V and F = 1 GHz: (a) THAs, (b) TMULs.**

Figure 14 displays the PDP variations of THAs and TMULs compared to existing THA and TMUL of [13], [16], [17], [19], [24], [28], and [29] in the presence of major process variations (CNT's Count, CNT Diameter, Channel length, and TOX). The proposed designs have the lowest PDP variations, and therefore, the highest robustness among other designs.

**C. NOISE EFFECT**

Noise signals of high width and large amplitude affect digital circuits.

The noise signal with amplitude ( $V_n$ ) and pulse width ( $W_n$ ) shown in Figure 15 is injected into the inputs of both THAs




FIGURE 14. Major process variations (CNT's Count, CNT Diameter, Channel length, and TOX) for: (a) THAs, (b) TMULs.




FIGURE 15. Noise signal.

and TMULs. The Noise Immunity Curve (NIC) defines how noisy inputs affect all circuits. Every point sketched on the NIC curve has a noise width  $Wn$  and a noise amplitude  $Vn$ . Over that value, an output error will be generated. As a result, a circuit with a higher NIC means a circuit has more noise-tolerant [34].

The proposed THA and TMUL show higher noise immunity compared to the other designs, as shown in Fig. 16.

#### D. RESULTS DISCUSSION

As previously stated in the introduction, the generation of the logical state 1 ( $V_{dd}/2$ ) in ternary circuits using only one power supply requires the addition of diode-connected transistors to divide the voltage, which drastically increased the static power.

To decrease the power consumption, the static power must be minimized because it consumes about 98% of the average power consumption as described in equation (1a) and analyzed in Fig. 3(c) and (d).

Static power is minimized by (a) using dual-voltage supplies ( $V_{dd}$ ,  $V_{dd}/2$ ) and removing the diode-connected transistors (b) employing unary operators of the ternary logic system to reduce the number of transistors and (3) dumping standard logic gates, ternary decoders, or ternary encoders because they produce high PDP.




FIGURE 16. Noise Immunity Curve (NIC) for: (a) THAs, (b) TMULs.

The proposed designs take all of the above into consideration to reduce the power consumption by more than 80% in comparison to other designs that employ diode-connected transistors [12]–[15], [18], [19], [21]–[27]. Also, they reduced the power consumption between 21% and 65% compared to [16], [17], [20], [28], [29] that do not employ diode-connected transistors.


This paper adopts techniques similar to our previous work in [29], which proposed a THA and a TMUL using 35 and 26 transistors. However, in this paper, improved designs for unary operators are proposed and employed to design a THA and TMUL with 36 and 23 transistors.

Regarding THA, even though the number of transistors in this work is higher than previous work by one transistor, the new arrangement of transistors in this work proved to be more efficient. In the previously proposed THA in Fig. 17, the unary operator  $A^1$  designed with four transistors and  $A^2$  with 3 transistors, whereas in this work, Fig. 8 presents new designs for the unary operator  $A^2$  with four transistors and  $A^1$  with 3 transistors to get better performance. Also, we use in this paper  $B^2$ , which is similar to  $A^2$  instead of  $B^1$  in the previous work.


As for the TMUL, the two unary operators  $B^1$  (3 CNFETs) and  $B^1$  (2 CNFETs) in Fig. 18 are replaced by one transmission gate (2 CNFETs) in Fig. 9, which reduces the number of transistors by three and provides better results.

#### VI. CONCLUSION

This paper proposed novel 32 nm channel CNFET-based designs of eight Unary Operators to design a Ternary Half



**FIGURE 17.** Previous THA with 35 CNTFETs [29]: (a) NTI, (b) PTI, (c)  $1 \cdot \bar{A}$ , (d)  $1 \cdot \bar{A}_p$ , (e)  $A^1$ , (f)  $A^2$ , and (g)  $B_1$ .



**FIGURE 18.** Previous TMUL with 26 CNTFETs [29]: (a) NTI, (b) PTI, (c)  $A^2$ , and (d)  $B_1$ .

Adder with 36 transistors and a Ternary Multiplier with 23 transistors.

To achieve the objective, the design process employed different techniques to decrease the overall energy consumption in the circuit by using unary operators, two voltage supplies  $V_{dd}$  and  $V_{dd}/2$ , and transmission gates.

After simulating the proposed designs using HSPICE, the proposed circuits achieved a lower PDP against all the investigate circuits for different simulation parameters, PVT variations, and noise effects studies. In addition, the proposed designs proved to have a higher noise tolerance and higher robustness to process variations.

This is aligned with the main purpose of this work, to reduce battery consumption, provide an energy-efficient

implementation for low-power portable electronics and embedded devices.

**ACKNOWLEDGMENT**

This work was supported in part by the National Priorities Research Program (NPRP) through Qatar National Research Fund (a member of Qatar Foundation) under Grant 10-0205-170346, and in part by Qatar National Library for open access publication. The statements made herein are solely the responsibility of the authors.

**REFERENCES**

- [1] M. S. Badran, H. H. Issa, S. M. Eisa, and H. F. Ragai, "Low leakage current symmetrical Dual-k 7 nm trigate bulk underlap FinFET for ultra low power applications," *IEEE Access*, vol. 7, pp. 17256–17262, 2019. [Online]. Available: <https://ieeexplore.ieee.org/document/8626090>
- [2] G. Hills, G. Hills, M. G. Bardon, G. Doornbos, D. Yakimets, P. Schuddinck, R. Baert, D. Jang, L. Mattii, S. M. Y. Sherazi, D. Rodopoulos, and R. Ritzenthaler, "Understanding energy efficiency benefits of carbon nanotube field-effect transistors for digital VLSI," *IEEE Trans. Nanotechnol.*, vol. 17, no. 6, pp. 1259–1269, Nov. 2018. [Online]. Available: <https://ieeexplore.ieee.org/document/8476614/>
- [3] V. Levashenko, I. Lukyanchuk, E. Zaitseva, M. Kvassay, J. Rabcan, and P. Rusnak, "Development of programmable logic array for multiple-valued logic functions," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 39, no. 12, pp. 4854–4866, Dec. 2020. [Online]. Available: <https://ieeexplore.ieee.org/document/8959323>
- [4] N. Saleh, A. Kassem, and A. M. Haidar, "Energy-Efficient architecture for wireless sensor networks in healthcare applications," *IEEE Access*, vol. 6, pp. 6478–6486, 2018. [Online]. Available: <http://ieeexplore.ieee.org/document/8247183/>
- [5] F. Razi, M. H. Moaiyeri, R. Rajaei, and S. Mohammadi, "A variation-aware ternary spin-Hall assisted STT-RAM based on hybrid MTJ/GAA-CNFET logic," *IEEE Trans. Nanotechnol.*, vol. 18, pp. 598–605, 2019. [Online]. Available: <https://ieeexplore.ieee.org/document/8725930>
- [6] S. Salavati, M. H. Moaiyeri, and K. Jafari, "Ultra-efficient non-volatile approximate full-adder with spin-Hall-assisted MTJ cells for in-memory computing applications," *IEEE Trans. Magn.*, vol. 57, no. 5, pp. 1–11, May 2021. [Online]. Available: <https://ieeexplore.ieee.org/document/9371706>
- [7] F. Zahoor, F. A. Hussin, T. Z. A. Zulkifli, F. A. Khanday, U. B. Isyaku, and A. A. Fida, "Resistive random access memory (RRAM) based unbalanced ternary inverter," *Solid State Technol.*, vol. 63, no. 6, pp. 4245–4255, 2020. [Online]. Available: <http://solidstatetechnology.us/index.php/JSST/article/view/3774>
- [8] M. K. Q. Jooq, M. H. Moaiyeri, and K. Tamersit, "Ultra-compact ternary logic gates based on negative capacitance carbon nanotube FETs," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 68, no. 6, pp. 2162–2166, Jun. 2021. [Online]. Available: <https://ieeexplore.ieee.org/abstract/document/9306895>
- [9] F. M. Sardroudi, M. Habibi, and M. H. Moaiyeri, "A low-power dynamic ternary full adder using carbon nanotube field-effect transistors," *AEU Int. J. Electron. Commun.*, vol. 131, Mar. 2021, Art. no. 153600, doi: 10.1016/j.aeue.2020.153600.
- [10] R. A. Jaber, A. M. El-Hajj, A. M. Haidar, and A. Kassem, "A novel CNFET-based ternary to binary converter design in data transmission," in *Proc. 32nd Int. Conf. Microelectron. (ICM)*, Dec. 2020, pp. 1–4. [Online]. Available: <https://ieeexplore.ieee.org/document/9331769>
- [11] S. Lin, Y. B. Kim, and F. Lombardi, "CNFET-based design of ternary logic gates and arithmetic circuits," *IEEE Trans. Nanotechnol.*, vol. 10, no. 2, pp. 217–225, Mar. 2011. [Online]. Available: <https://ieeexplore.ieee.org/document/5340626>
- [12] Z. T. Sandhie, F. U. Ahmed, and M. H. Chowdhury, "Design of ternary logic and arithmetic circuits using GNR-FET," *IEEE Open J. Nanotechnol.*, vol. 1, pp. 77–87, 2020. [Online]. Available: <https://ieeexplore.ieee.org/document/9184220>
- [13] R. A. Jaber, A. Kassem, A. M. El-Hajj, L. A. El-Nimri, and A. M. Haidar, "High-performance and energy-efficient CNFET-based designs for ternary logic circuits," *IEEE Access*, vol. 7, pp. 93871–93886, 2019. [Online]. Available: <https://ieeexplore.ieee.org/document/8759881>

- [14] F. Zahoor, T. Z. A. Zulkifli, F. A. Khanday, and S. A. Z. Murad, "Carbon nanotube and resistive random access memory based unbalanced ternary logic gates and basic arithmetic circuits," *IEEE Access*, vol. 8, pp. 104701–104717, 2020. [Online]. Available: <https://ieeexplore.ieee.org/document/9099815>
- [15] F. Zahoor, F. A. Hussin, F. A. Khanday, M. R. Ahmad, I. M. Nawli, C. Y. Ooi, and F. Z. Rokhani, "Carbon nanotube field effect transistor (CNTFET) and resistive random access memory (RRAM) based ternary combinational logic circuits," *Electronics*, vol. 10, no. 1, p. 79, Jan. 2021. [Online]. Available: <https://www.mdpi.com/2079-9292/10/1/79>
- [16] R. A. Jaber, A. M. El-Hajj, A. Kassem, L. A. Nimri, and A. M. Haidar, "CNFET-based designs of ternary half-adder using a novel 'decoder-less' ternary multiplexer based on unary operators," *Microelectron. J.*, vol. 96, Feb. 2020, Art. no. 104698, doi: [10.1016/j.mejo.2019.104698](https://doi.org/10.1016/j.mejo.2019.104698).
- [17] R. A. Jaber, A. M. Haidar, and A. Kassem, "CNTFET-based design of ternary multiplier using only multiplexers," in *Proc. 32nd Int. Conf. Microelectron. (ICM)*, Dec. 2020, pp. 1–4. [Online]. Available: <https://ieeexplore.ieee.org/document/9331806>
- [18] B. Srinivasu and K. Sridharan, "Low-complexity multiterinary digit multiplier design in CNFET technology," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 63, no. 8, pp. 753–757, Aug. 2016. [Online]. Available: <https://ieeexplore.ieee.org/document/7409999>
- [19] B. Srinivasu and K. Sridharan, "A synthesis methodology for ternary logic circuits in emerging device technologies," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 64, no. 8, pp. 2146–2159, Aug. 2017. [Online]. Available: <https://ieeexplore.ieee.org/document/7895162>
- [20] E. Shahrom and S. A. Hosseini, "A new low power multiplexer based ternary multiplier using CNFETs," *AEU Int. J. Electron. Commun.*, vol. 93, pp. 191–207, Sep. 2018, doi: [10.1016/j.aeu.2018.06.011](https://doi.org/10.1016/j.aeu.2018.06.011).
- [21] T. Sharma and L. Kumre, "CNTFET-based design of ternary arithmetic modules," *Circuits, Syst., Signal Process.*, vol. 38, no. 10, pp. 4640–4666, Oct. 2019, doi: [10.1007/s00034-019-01070-9](https://doi.org/10.1007/s00034-019-01070-9).
- [22] T. Sharma and L. Kumre, "Energy-efficient ternary arithmetic logic unit design in CNFET technology," *Circuits, Syst., Signal Process.*, vol. 39, no. 7, pp. 3265–3288, Jul. 2020. [Online]. Available: <https://link.springer.com/article/10.1007%2Fs00034-019-01318-4>
- [23] S. Kim, S.-Y. Lee, S. Park, K. R. Kim, and S. Kang, "A logic synthesis methodology for low-power ternary logic circuits," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 67, no. 9, pp. 3138–3151, Sep. 2020. [Online]. Available: <https://ieeexplore.ieee.org/document/9089220>
- [24] A. D. Zarandi, M. R. Reshadinezhad, and A. Rubio, "A systematic method to design efficient ternary high performance CNFET-based logic cells," *IEEE Access*, vol. 8, pp. 58585–58593, 2020. [Online]. Available: <https://ieeexplore.ieee.org/document/9044858>
- [25] S. K. Sahoo, G. Akhilesh, R. Sahoo, and M. Muglikar, "High-performance ternary adder using CNFET," *IEEE Trans. Nanotechnol.*, vol. 16, no. 3, pp. 368–374, May 2017. [Online]. Available: <https://ieeexplore.ieee.org/document/7809029>
- [26] C. Vudadha and M. B. Srinivas, "Design of high-speed and power-efficient ternary prefix adders using CNFETs," *IEEE Trans. Nanotechnol.*, vol. 17, no. 4, pp. 772–782, Jul. 2018. [Online]. Available: <https://ieeexplore.ieee.org/document/8353717>
- [27] A. S. Vidhyadharan and S. Vidhyadharan, "An ultra-low-power CNFET based dual V ternary dynamic half adder," *Microelectron. J.*, vol. 107, Jan. 2021, Art. no. 104961, doi: [10.1016/j.mejo.2020.104961](https://doi.org/10.1016/j.mejo.2020.104961).
- [28] R. A. Jaber, B. Owaidat, A. Kassem, and A. M. Haidar, "A novel low-energy CNFET-based ternary half-adder design using unary operators," in *Proc. Int. Conf. Innov. Intell. Informat., Comput. Technol. (3ICT)*, Dec. 2020, pp. 1–6. [Online]. Available: <https://ieeexplore.ieee.org/document/9311953>
- [29] J. M. Aljaam, R. A. Jaber, and S. A. Al-Maadeed, "Novel ternary adder and multiplier designs without using decoders or encoders," *IEEE Access*, vol. 9, pp. 56726–56735, 2021. [Online]. Available: <https://ieeexplore.ieee.org/abstract/document/9400354>
- [30] Stanford University CNFET Model Website. Accessed: May 1, 2021. [Online]. Available: <http://nano.stanford.edu/model.php?id=23>
- [31] J. Deng and H.-S. P. Wong, "A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application—Part I: Model of the intrinsic channel region," *IEEE Trans. Electron Devices*, vol. 54, no. 12, pp. 3186–3194, Dec. 2007. [Online]. Available: <https://ieeexplore.ieee.org/document/4383021>
- [32] J. Deng and H.-S. P. Wong, "A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application—Part II: Full device model and circuit performance benchmarking," *IEEE Trans. Electron Devices*, vol. 54, no. 12, pp. 3195–3205, Dec. 2007. [Online]. Available: <https://ieeexplore.ieee.org/document/4383022>
- [33] M. D. Miller and M. A. Thornton, "MVL concepts and algebra," in *Multiple Valued Logic: Concepts and Representations*, vol. 2. San Rafael, CA, USA: Morgan & Claypool, 2008, ch. 2, p. 32, doi: [10.2200/S00065ED1V01Y200709DCS012](https://doi.org/10.2200/S00065ED1V01Y200709DCS012).
- [34] A. Doostaregan and A. Abrishamifard, "On the design of robust, low power with high noise immunity quaternary circuits," *Microelectron. J.*, vol. 102, Aug. 2020, Art. no. 104774, doi: [10.1016/j.mejo.2020.104774](https://doi.org/10.1016/j.mejo.2020.104774).



**RAMZI A. JABER** (Member, IEEE) received the B.E., M.E., and Ph.D. degrees in computer engineering from Beirut Arab University (BAU), in 2001, 2010, and 2020, respectively. He is currently an Assistant Professor with the Department of Electrical and Computer Engineering (ECE), BAU. He has over 12 Certificates in CISCO (Cyber Security and CCNA), Ethical Hacker, AI, Management, and others. His research interests include high-performance and low energy digital circuit design, and microelectronics circuit design, multiple-valued logic (MVL), CNFET, embedded systems, the IoT, healthcare circuits, and hardware design. He also serves as a reviewer for many peer-reviewed journals and conferences, such as IEEE ACCESS, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I (TCAS I), IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II (TCAS II), IEEE TRANSACTIONS ON NANOTECHNOLOGY, IET, Elsevier, and Springer. Recently, he was elected as a Professional Activities Coordinator and a Webmaster of the IEEE Lebanon Joint Chapter IE13/PE31/CAS04/PEL35 (Industrial Electronics, Power and Energy, Circuits And Systems, and Power Electronics). (r.jaber@bau.edu.lb, ORCID=0000-0003-0021-516X).



**JIHAD MOHAMED ALJAAAM** received the B.Sc., M.S., and Ph.D. degrees in computing and mathematics from Southern University, The National Council for Scientific Research (CNRS), France. He worked on the connection machine CM5 with 65000 microprocessors in USA to solve hard problems. He was with IBM-Paris as the Project Manager and with RTS-France as IT Consultant and with Qatar University as a Full Professor for several years. He is currently working on a research project for children with learning difficulties. He organized many workshops and conferences in France, USA, and GCC countries. He has published so far 159 papers, eight books chapters in computing and information technology which are published in conference proceedings, scientific books, and international journals. His current research interests include multimedia, assistive technology, learning systems, human-computer interaction, stochastic algorithms, artificial intelligence, information retrieval, and natural language processing. He is a member of the editorial boards of the *Journal of Soft Computing*, *American Journal of Applied Sciences*, *Journal of Computing and Information Sciences*, *Journal of Computing and Information Technology*, and *Journal of Emerging Technologies in Web Intelligence*. He acted as a Scientific Committee Member of different international conferences (ACIT, SETIT, ICTTA, ACTEA, ICLAN, ICCCE, MESM, ICENCO, GMAG, CGIV, ICICS, and ICOST). He is a Regular Reviewer of the *ACM Computing Reviews* and the *Journal of Supercomputing*, IEEE ACCESS (an Associate Editor), and many other journals. He has collaborated with different researchers in Canada, France, Malaysia, GCC, and USA. He is the Main Organizer and the General Chair of the international conference on computers and applications. He received the 2015 *ACM Transactions on Multimedia Computing, Communications and Applications* (TOMM) Nicolas D. Georganas Best Paper Award and the best research paper of the 10th annual international conference on computer games multimedia and allied technologies (Singapore, in 2016).



**BILAL N. OWAYDAT** received the B.E., M.E., and Ph.D. degrees in computer engineering from Beirut Arab University (BAU), in 2006, 2009, and 2016, respectively. He is currently an Assistant Professor with the Department of Computer Sciences, Lebanese International University (LIU), Lebanon. Since 2007, he teaches some courses and laboratories, as an Instructor, in his field at different universities in Lebanon. He has many certificates from Microsoft and CISCO (MSCD,

CCNA, Management, and others). His research interests include cloud computing, queuing and modeling, multimedia encryption, VLSI circuit design, multiple-valued logic (MVL), and hardware design.

**SOMAYA ALI AL-MADEED** (Senior Member, IEEE) received the Ph.D. degree in computer science, Nottingham, U.K., in 2004. She has excellent collaboration with national and international institutions and industry on a different research project. She was a Visiting Academic with Northumbria University, U.K. She is currently a Full Professor with the Computer Science and Engineering Department, Qatar University. She is also the Coordinator of the Computer Vision Research Group. She has published extensively in computer vision, information engineering, and pattern recognition. She organized several workshops and competitions related to biometrics and computer vision. From 2012 to 2013, she was selected as a participant in the Current and Future Executive Leaders Program at Qatar Leadership Center. She leads several NPRP research projects on special needs assistive technology, games development, and learning platforms for children.



**ABDALLAH KASSEM** (Senior Member, IEEE) received the B.S. degree in microelectronics from the University of Quebec, Montreal, in 1992, and the M.Sc. and Ph.D. degrees in microelectronic from the Ecole Polytechnique de Montreal, Canada, in 1996 and 2004, respectively. He has previously worked as a Research Assistant with the Polystim Neurotechnologies Laboratory, Ecole Polytechnique de Montreal. He still cooperates with this laboratory doing some researches. From

1996 to 2000, he taught computer architecture, microprocessors, and digital electronic courses and laboratories at AUB, LAU, Lebanon. He joined Notre Dame University—Louaize, in 2005, as an Assistant Professor with the Electrical and Computer Engineering Department. He was promoted to the rank of a Full Professor in 2020. He is a Professional Engineer in Lebanon (Ordre des Ingénieurs du Liban). He has published more than 70 papers in reviewed journals, book chapters, and international conference proceedings. His research interests include microelectronics design and testing, VLSI, semiconductor device modeling and simulation, microprocessors, engineering education/management, ultrasonic applications, hardware/software embedded systems, healthcare applications, and e-health and m-health. He is an Organizer and a TPC Member of many IEEE international conferences. He is an Associate Editor of IEEE ACCESS and a Guest Editor of AEU—International Journal of Electronics and Communications (Elsevier). Recently, he was elected as the Chair of the IEEE Lebanon Joint Chapter IE13/PE31/CAS04/PEL35 (Industrial Electronics, Power and Energy, Circuits and Systems, and Power Electronics).



**ALI MASSOUD HAIDAR** received the B.S. degree in electrical engineering (electronics and telecommunications) from Beirut Arab University, in 1986, the M.E. degree in computer and information engineering from the Faculty of Engineering, University of the Ryukyus, Japan, in 1992, and the Ph.D. degree in computer engineering from the Department of Computer and Information Engineering, Faculty of Engineering, Saitama University, Japan, in 1995. He joined Hiroshima City University, in April 1995, as an Assistant Professor. Then, he joined Beirut Arab University, in October 1997, where he is currently a Professor with the Department of Electrical and Computer Engineering. He published approximately 100 papers in reviewed journals and conference proceedings. He has supervised around 25 graduate students (master's and Ph.D.). His research interests include logic theory and its applications, neural networks, Petri nets, cloud computing, digital communication, and smart grids.

...